8.1 Naming convention guidelines

A naming convention provides consistency in a design project for the clarification of how objects in the design are used and classified. Users may not agree with our proposed naming convention, and may prefer an optional alternative. Our position is that as long as a consistent naming convention is explained and used across a project, the choice of the convention is not critical.

8.1.1 File naming

- 1. A file consists of three parts: a) Name that characterizes the function or level of the design or testbench, b) a type that characterizes its usage type (e.g., package, rtl, etc), c) an extension that characterizes the language (e.g., SystemVerilog, e, c). The format of a file typically adopted in industry is: *name_suffix.extension* In some cases, the format may include two or more suffixes, i.e., *name_suffix1_suffix2.extension*.
- 2. Each design name should include a suffix that describes the usage. The file name should match the design name. This approach helps to clarify the content and intent of a file. See Table 8.1.1-1.

Type of file	Suffix	Example	File name
Package	_pkg	<pre>package cpu_pkg;</pre>	cpu_pkg.sv
RTL	_rtl	<pre>module cpu_rtl ();</pre>	cpu_rtl.sv
Behavior	_beh	<pre>module cpu_beh();</pre>	cpu_beh.sv
Properties	_props	<pre>module cpu_props();</pre>	cpu_props.sv
Testbench	_tb	<pre>module top_tb();</pre>	top_tb.sv
Checker (SV)	_chk	<pre>checker cpu_chk(); // SystemVerilog checker (See 5.0)</pre>	cpu_chk.sv
Interface	_if	<pre>interface usb_bus_if ();</pre>	usb_bus_if.sv
Program	_pgm	<pre>program test_pgm;</pre>	test_pgm.sv
Library	_lib	<pre>package cpu_lib_pkg;</pre>	cpu_lib_pkg.sv
Configuration	_config	<pre>class counter_config;</pre>	counter_config.sv
Driver	_driver	<pre>class counter_driver;</pre>	counter_driver.sv
Environment	_env	<pre>class counter_env;</pre>	counter_env.sv
Agent	_agent	<pre>class counter_agent;</pre>	counter_agent.sv
Monitor	_monitor	<pre>class counter_monitor;</pre>	counter_env.sv
Sequencer	_sequencer	<pre>class counter_sequencer;</pre>	counter_env.sv
Sequence	_sequence	<pre>class counter_sequence;</pre>	counter_env.sv
Transaction	_xactn	<pre>class counter_xactn;</pre>	counter_env.sv
Checker (TB)	_checker _verif	class counter_checker; // verifier or checker in functionality	counter_checker.sv
Test	_test	<pre>class counter_test;</pre>	counter_env.sv
Base	_base	<pre>class counter_base_test; // base class</pre>	counter_env.sv

Table 8.1.1-1 I	Design unit	naming	convention
-----------------	-------------	--------	------------

3. Files that get directly compiled should have the .sv extension. All the files that are `included into a .sv file somewhere should have a .svh extension. This enhances the understanding on how SystemVerilog files are used.

4. Within a design, suffixes are used to characterize the type of the object or its active polarity. Table 8.1.1-2 summarizes an object naming convention.

Type of	Suffix	Example
object		
Туре	_t	<pre>typedef logic [WIDTH-1 : 0] word_t;</pre>
	_e	<pre>typedef enum {OFF, RED, YELLOW, GREEN} lights_e;</pre>
	_ev	event clk_ev
Active low	_n	<pre>logic reset_n; // active low reset</pre>
variable		
Constant and	Upper	parameter WIDTH=16;
narameter	Case	localparam DEPTH=256;
purumeter		<pre>module memory #(DEPTH, WIDTH) ();</pre>
modport	_mp	drvr_if_mp
Clocking	_cb	driver_cb
block		

 Table 8.1.1-2
 Object naming convention

8.1.2 Naming of assertion constructs

A naming convention for the assertions helps to identify the constructs, and becomes meaningful during the display of failed assertions or the access of instantiated assertions using the AVA Application Programming Interface (API). Table 8.1.2 provides a summary of recommended prefix notation. Note that the underscore '_' character is optional, but recommended when the first letter of the object name is in lower case, as it enhances readability.

Table 8.1.1.2 Recommended prefix named notation for assertion constructs

Type of	Pre-	Example
object	fix	
sequence	q	sequence q_req;
_		<pre>\$rose(ready) ##[0:4] req;</pre>
		endsequence : q_req
property	р	<pre>property p_reqack;</pre>
		<pre>\$rose(req) => ack;</pre>
		endproperty : p_reqack
variable	v	<pre>property p_req;</pre>
		logic [31:0] v_data; // local variable for data
		logic [1:0] v_vie; // local variable for vie
		(\$rose(req), v_data=data, v_vie=vie) =>
		ack && buff=v_data && vie!=v_vie;
		endproperty : p_req
local	lv	<pre>sequence q_ab(input addr, // formal argument</pre>
variable		<pre>local inout int lv_addr); // local variable formal</pre>
formal		argument
aroument		<pre>(a, lv_address=addr) ##1 addr== lv_addr +1'b2;</pre>
urguinein		endsequence : q_ab
assert*	а	<pre>ap_reqack : assert property (@ (posedge clk) p_reqack);</pre>
cover*	с	<pre>cq_req : cover sequence (@(posedge clk) q_req);</pre>
		<pre>cp_reqack : cover property (@ (posedge clk) p_reqack);</pre>
assume*	m	<pre>mp_reqack : assume property (@ (posedge clk) p_reqack);</pre>
		<pre>mq_req : assume property (@ (posedge clk) q_req);</pre>
restrict*	r	<pre>rp_fn_mode : restrict property (@(posedge clk) scan_en == 0);</pre>

* The prefix "a", "c", "m", is followed by the name of the property or sequence.