REQUIREMENTS FOR A SYNCHRONOUS FIFO, First-In First-Out Buffer				
Document #:       fifo_req_001         Release Date:				
Approved: Name: Phone: email:				
Revisions History: Date: Version: Author: Description: Synchronous FIFO to be used as an IP. FIFO management (e.g., push, pop, error handling) is external to the FIFO.				

## 1. SCOPE

## 1.1 Scope

This document establishes the requirements for an Intellectual Property (IP) that provides a synchronous First-In First-Out (FIFO) function.

The specification is primarily targeted for component developers, IP integrators, and system OEMs.

#### 1.2 Purpose

These requirements shall apply to a synchronous FIFO with a simple interface for inclusion as a component. This requirement includes SystemVerilog assertions to further clarify the properties of the FIFO.

### **1.3 Classification**

This document defines the requirements for a hardware design.

## **2. DEFINITIONS**

#### **2.1 PUSH**

The action of inserting data into the FIFO buffer.

**2.2 POP** 

The action of extracting data from the FIFO buffer

**2.3 FULL** The FIFO buffer being at it maximum level.

**2.4 EMPTY** The FIFO buffer with no valid data.

### 2.5 Read and Write Pointers

Pointers represent internal structure of the FIFO to identify where in the buffer data will be stored (write pointer, *wr\_ptr*), or be read (read pointer, *rd\_ptr*)

### **3. APPLICABLE DOCUMENTS**

**3.1 Government Documents** None**3.2 Non-government Documents** None

# 4. ARCHITECTURAL OVERVIEW

## 4.1 Introduction

The FIFO component shall represent a design written in SystemVerilog with SystemVerilog assertions. The FIFO shall be <u>synchronous</u> with a single clock that governs both reads and writes. The FIFO typically interfaces to a controller for the synchronous pushing and popping of data. Figure 4.1 represents a high level view of the interfaces.





<sup>17</sup> The complete SystemVerilog interface with assertions is in file ch4/fifo\_if.sv







// Data out timing and data integrity

```
// never a pop on empty
sequence q_pop_error;
    ! (pop && empty && !push);
endsequence : q_pop_error
ap pop error : assert property (@ (posedge clk) q pop error);
```

### 5.1.2.3 Push-Pop Data Sequencing

Data entered into the FIFO buffer shall be outputted in the same order that it is entered. The *push\_task* and *pop\_task* tasks, and the properties characterized in sections 5.1.2.1 and 5.1.2.2 define the ordering sequence. Specifically, data pushed in the back of the FIFO buffer is extracted from the front of the buffer in a first-in, first-out manner.

### 5.1.3 Status Flags

5.1.3.1 Full

Direction: Output, FIFO -> Peripheral ; Size: 1 bit, Active level: high

When the FIFO reaches the maximum depth of the buffer, as defined by the parameter BIT\_DEPTH, then the *full* flag shall be active. The following sequence and property characterize this requirement:

sequence qFull;

```
@ (posedge clk)
dataQsize == BIT_DEPTH;
endsequence : qFull
```

property p\_fifo\_full; @ (posedge clk) qFull |-> full; endproperty : p\_fifo\_full ap fifo full : assert property (p fifo full);

5.1.3.2 Almost Full

Direction: Output, FIFO -> Peripheral ; Size: 1 bit, Active level: high

When the number of entries in the FIFO reaches or is greater than the predefined value of <sup>3</sup>/<sub>4</sub> of the maximum depth of the buffer, as defined by the parameter ALMOST\_FULL, then the *almost\_full* flag shall be active. The following sequence and property characterizes this requirement:

```
sequence qAlmost_full;
```

@ (posedge clk)
dataQsize >= ALMOST\_FULL;
endsequence : qAlmost\_full

FIFO Requirements Example (continued)

int dataQsize; // queue size

// See section 8.2.7 for

assign dataQsize=dataQ.size;

// guidelines on using dynamic
// data types inside properties.

```
property p fifo almost full;
   @ (posedge clk) qAlmost full -> almost full;
endproperty : p fifo almost full
ap fifo almost full : assert property (p_fifo_almost_full);
5.1.3.3 Empty
Direction: Output, FIFO -> Peripheral ; Size: 1 bit, Active level: high
When all the enqueued data has been dequeued, then the empty flag shall be
active. A reset shall cause the empty flag to be active. The following sequence
and properties characterize these requirements:
// sequence definition, use in cover for empty
 sequence qEmpty;
 (a) (posedge clk)
   dataQsize==0;
 endsequence : qEmpty
 property p fifo empty;
  (a) (posedge clk) qEmpty |-> empty;
 endproperty : p fifo empty
 ap fifo empty : assert property (p fifo empty);
 The property for the flags at reset time is defined in section 5.1.4.
5.1.3.4 Almost Empty
Direction: Output, FIFO -> Peripheral ; Size: 1 bit, Active level: high
When the number of entries in the FIFO reaches or is less the predefined value of
1/4 of the maximum depth of the buffer, as defined by the parameter
ALMOST EMPTY, then the almost empty flag shall be active. The following
sequence and property characterize this requirement:
sequence qAlmost empty;
 (a) (posedge clk) dataQsize <= ALMOST EMPTY;
endsequence : qAlmost empty
 property p fifo almost empty;
  (a) (posedge clk) qAlmost empty |-> almost empty;
 endproperty : p fifo almost empty
 ap fifo almost empty: assert property (p fifo almost empty);
5.1.4 Reset
Direction: Input, Peripheral -> FIFO ; Size: 1 bit, Active level: low
The reset n is an active low reset control that clears the pointers and the status
flags. The reset n is asynchronous to the system clock clk. See properties
defined in section 5.1.3.3 for the behavior of the empty flag when reset n is
asserted in the FIFO.
 property p fifo ptrs flags at reset;
```

@ (posedge clk)

!reset\_n |-> ##[0:1] !almost\_empty && ! full && !almost\_full && empty; endproperty : p\_fifo\_ptrs\_flags\_at\_reset

ap\_fifo\_ptrs\_flags\_at\_reset : assert property (p\_fifo\_ptrs\_flags\_at\_reset);

### 5.15 Clock

<u>Direction: Input, Peripheral -> FIFO ; Size: 1 bit, Active edge: rising edge</u> The *clk* clock is the synchronous system clock for the FIFO for both the read and write transactions, active on the positive edge of the clock. The clock shall be at 50% duty cycle.

### 5.16. Error

the error output.

<u>Direction: Output, FIFO -> Peripheral; Size: 1 bit, Active level: high</u> When either an overflow (push on full) or underflow (pop on empty) error has occurred, the error flag shall be asserted. The following properties characterize

// Reusing the q push error and q pop error definitions,

### **6. PROTOCOL LAYER**

The FIFO operates on single word writes (push) or single word reads (pop).

## 7. ROBUSTNESS

### 7.1 Error Detection

The FIFO shall lump all overflow (push on full) or underflow (pop on empty) errors as a single error output. See section 5.16 for details.

## 8. HARDWARE AND SOFTWARE

### 8.1 Fixed Parameterization

The FIFO shall provide the following parameters used for the definition of the implemented hardware during hardware build:

BIT\_DEPTH where 2\*\*BIT\_DEPTH represents the depth of FIFO.

WIDTH represents the data width.

ALMOST\_FULL (0.75 \* (2 \*\* BIT\_DEPTH))

ALMOST\_EMPTY (0.25 \* (2 \*\* BIT\_DEPTH))

#### **8.2 Software Interfaces**

The FIFO shall enter input data (*data\_in*) into the FIFO buffer when the *push* control is active. It shall provide data from the buffer upon an activation of the *pop* control. See section 5.1.2 Push / Pop for definition of the properties that characterize these controls. The FIFO contains no internal registers that can be configured.

This section typically contains the internal registers that the software can access and configure.

## **9. PERFORMANCE**

#### 9.1 Frequency

The FIFO shall support a maximum rate of 25 MHz.

## 9.2 Power Dissipation

The power shall be less than 0.01 watt at 25 MHz.

### 9.3 Environmental

Does not apply.

## 9.4 Technology

The design shall be adaptable to any technology because the design shall be portable and defined in SystemVerilog RTL.

### **10. TESTABILITY**

None required.

## **11. MECHANICAL**

Does not apply.

## **12. Backup Information**

A copy of the FIFO interface model and supporting package is included in the download files.

## 6.3.2 Verification Plan

The following demonstrates the application of assertions in a verification plan to clarify the verification goals and milestones.

Header page	VERIFICATION PLAN FOR SYNCHRONOUS FIFO, First-In First-Out Buffer			
Pertinent logistics data about the requirements. Conform to company policies and style	Document #: fifo_ver_plan_001 Release Date: _/_/ Revision Number: Revision Date: _/_/ Originator Name: Phone: email: Approved: Name: Phone: email:			
	Revisions History:         Date:         Version:         Author:         Description:         Describes verification approaches for the FIFO buffer.			
	FIFO Verification Plan Example			

182

## **1. SCOPE**

### 1.1 Scope

This document establishes the verification plan for the FIFO design specified in the requirements specification. It identifies the features to be tested, the test cases, the expected responses, and the methods of test case application and verification. SystemVerilog Assertions properties specify characterizations that the design must meet, and test sequences that must be covered.

The verification plan is primarily targeted for component developers, IP integrators, and system OEMs.

### **1.2 Purpose**

The verification plan provides a definition of the testbench, verification properties, test environment, coverage sequences, application of test cases, and verification approaches for the FIFO design as specified in the requirement specification number *fifo\_req\_001*, and in the implementation document number *fifo\_dsgn\_001*.<sup>18</sup>

The goals of this plan is not only to provide an outline on how the component will be tested, but also to provide a strawman document that can be scrutinized by other design and system engineers to refine the verification approach.

### **1.3 Classification**

This document defines the test methods for a hardware design.

### **2 DEFINITIONS**

### 2.1 BFM

A Bus Functional Model is a model that emulates the operation of an interface (i.e., the bus), but not necessarily the internal operation of the interface.

#### **2.2 Transaction**

Tasks that need to be executed to verify the device under test. An example of a transaction would be a push with specified DATA along with a simultaneous pop.

## **3. APPLICABLE DOCUMENTS**

## **3.1 Government Documents**

None.

#### **3.2 Non-government Documents**

Document #: *fifo\_req\_001*, Requirement Specification for a Synchronous FIFO.

<sup>&</sup>lt;sup>18</sup> The implementation document is not supplied because it is not within the scope of this book, which focuses on SystemVerilog Assertions rather than RTL design.

### **3.3 Executable specifications**

Interface verification properties written in SystemVerilog, file ch4/fifo\_if.sv.

## . 3.4 Reference Sources

SystemVerilog 3.1a LRM<sup>19</sup>.

## 4. COMPLIANCE PLAN

SystemVerilog with assertions along with simulation will be used as the verification language because it is an <u>open</u> language that provides good constructs and verification features. This plan consists of the following:

- Feature extraction and test strategy
- Test application approach for the FIFO
- Test verification approach

### 4.1 Feature Extractions and Test Strategy

The design features are extracted from the requirements specification. For each feature of the design, a test strategy is recognized. The strategy consists of directed and pseudo-random tests. A verification criterion for each of the design feature is documented. This feature definition, test strategy, test sequence, and verification criteria forms the basis of the functional verification plan. Table 4.1 summarizes the feature extraction and verification criteria for the functional requirements.

For corner testing, pseudo-random **push** and **pop** transactions will be simulated to mimic a FIFO in a system environment. The environment will perform the following transactions at pseudo-random intervals:

- 1. Create push requests
- 2. Create pop requests
- 3. Force resets

The properties specified in section 5 of the specification document will be used. Properties are also used to clarify the test sequences.

<sup>&</sup>lt;sup>19</sup> http://www.eda.org/sv/SystemVerilog 3.1a.pdf

	Table 4.1 reature Extraction and Verification Criteria							
Tst #	FEATURE & DIRECTED TEST STRATEGY	SPE C #	Pri ori ty	TEST SEQUENCE / STRATEGY	VERIFICATION CRITERIA Interface verification SVA properties (fifo_props.sv) + the following			
1	Fixed Parameterization - Bit_depth (FIFO buffer size) - data width	8.1, 5.1	1	Configuration Setup Buffer depth == 2**4, 2**8 Width=16, 32 Pseudo-random push and pop transactions. Unique data patterns using random values.	Design compiles and elaborates correctly. Simulation + monitoring of properties and coverage. Verification of output sequence (i.e., first-in is first-out)			
2	RESET Reset applied when fill state of FIFO is at different levels.	5.1. 4	1	<pre>property p_t1_full; @ (posedge clk) full  =&gt; lreset_n; endproperty : p_t1_full property p_t2_afull; @ (posedge clk) almost_full  =&gt; !reset_n; endproperty : p_t2_afull property p_t3_empty; @ (posedge clk) empty  =&gt; !reset_n; endproperty : p_t3_empty property p_t4_a empty; @ (posedge clk) almost_empty  =&gt; !reset_n; endproperty : p_t4_a empty;</pre>	Simulation + monitoring of properties and coverage.			
Tst #	FEATURE & DIRECTED TEST STRATEGY	SPE C #	Pri ori ty	TEST SEQUENCE	VERIFICATION CRITERIA Interface verification SVA properties ( <i>fifo_props.sv</i> ) + the following			
3	COVERAGE Using the properties and sequences defined in 4.1		1	cover property (p push pop sequencing); cover property (qFull); cover property (qEmpty); cover property (qAlmost empty); cover property (qAlmost full); cover property (qOffFull); cover property (qOffEmpty); cover property (qOffAlmost empty); cover property (qOffAlmost full);	Sequences must all have a coverage count of at least one.			

## Table 4.1 Feature Extraction and Verification Criteria

Page intentionally left blank.

### **4.2 Testbench Architecture**

Several architectural elements must be considered in the definition of the testbench environment, including the following:

- Reusability / ease of use / portability / verification language
- Number of BFMs to emulate the separate busses
- Synchronization methods between BFMs
- Transactions definition and sequencing methods
- Transactions driving methods
- Verification strategies for design and its subblocks

Figure 4.2.1-1 represents the testbench architecture. The testbench makes use of the FIFO interface definition, FIFO package, and the FIFO property module. The testbench includes a *transactor* block to generate transactions such as **reset**, **push**, **pop**, and **idle** cycles. A set of server tasks provides the low level protocols to execute the transactions.



### Figure 4.2.1-1 FIFO Testbench Architecture

SystemVerilog will be used for this design because it is a standard language, and is portable across tools. A reusable design style will be applied. A SystemVerilog package captures the common parameters for this design and is shown in Figure 4.2.1-2. A property module file is defined in Figure 4.2.1-2, for binding to the FIFO from within the testbench. An outline of the FIFO testbench that demonstrates the module instantiations and binding is shown in Figure 4.2.1-3

<pre>// PACKAGE for type and parameter def package fifo_pkg; timeunit 1ns; timeprecision 100ps; localparameter BIT_DEPTH = 4; // 2* localparameter FULL = int'(2** BIT_ localparameter ALMOST_FULL = int'</pre>	finitions **BIT_DEPTH = depth of fifo DEPTH -1);						
localparameter ALMOS1_FULL = in localparameter ALMOST_EMPTY = localparameter WIDTH = 32; typedef logic [WIDTH-1 : 0] word_t; typedef word_t [0 : 2**BIT_DEPTH-1	<pre>int'(FULL/4); int'(FULL/4); ] buffer_t;</pre>						
<pre>// types supporting the testbench endpackage : fifo_pkg</pre>							
Figure 4.2.1-2. Supporting Package (/ch4/fifo_queue/fifo_pkg.sv)							
<pre>// // PROPERTY MODULE for FIFO // This module is used for verification of the FIFO, and is / intended to be bound (with the SystemVerilog "bind") to the DUV module fifo_props (input clk, input reset_n, fifo_if fifo_if); import fifo_pkg::*;</pre>							
<pre>// Coverage points based on value of fif // As specified in the Verification Plan, T property p_t1_full; @ (posedge clk) fifo_if.full  =&gt; reset_n==0; endproperty : p_t1_full cp_t1_full_1: cover property (p_t1_full)</pre>	<pre>// Coverage points based on value of fifo fullness // As specified in the Verification Plan, Table 4.1 property p_t1_full; @ (posedge clk) fifo_if.full  =&gt; reset_n==0; endproperty : p_t1_full cp_t1_full_1: cover property (p_t1_full);</pre>						
<pre>property p_t2_afull; @ (posedge clk) fifo_if.almost_full  =&gt; reset_n==0; endproperty : p_t2_afull cp_t2_afull_1: cover property (p_t2_a</pre>	<pre>property p_t2_afull; @ (posedge clk) fifo_if.almost_full  =&gt; reset_n==0; endproperty : p_t2_afull cp_t2_afull_1: cover property (p_t2_afull);</pre>						
<pre>property p_t3_empty; @ (posedge clk fifo_if.empty  =&gt; reset_n==0; endproperty : p_t3_empty cp_t3_empty_1: cover property (p_t3_</pre>	c) _empty);						
<pre>property p_t4_aempty; @ (posedge cl fifo_if.almost_empty  =&gt; reset_n==0; endproperty : p_t4_aempty cp_t4_aempty_1 : cover property (p_tage)</pre>	lk) ; 4_aempty);						
<pre>property p_push_pop_sequencing; @ (posedge clk) fifo_if.push =&gt; ##[0:\$] fifo_if.pop; endproperty : p_push_pop_sequencing</pre>							
	FIFO Verification Plan Example (continued)						

// coverage of sequences // As specified in the Verification Plan, Table 4.1 cp push pop sequencing : cover property (p push pop sequencing); cover property ( @ (posedge clk) fifo if.qFull); c qFull: c qEmpty : cover property (@ (posedge clk) fifo if.qEmpty); cover property (@ (posedge clk) fifo if.qAlmost empty); c qAlmost empty : c qAlmost full : cover property (@ (posedge clk) fifo if.qAlmost full); endmodule : fifo props Construct Figure 4.2.1-3 Property File for Inclusion with the Bind (/ch4/fifo queue/fifo props.sv) // FIFO testbench Outline module fifo tb; timeunit 1ns; timeprecision 100ps; **logic** clk = 1'b0; // system clock **logic** reset n = 1'b0; import fifo pkg::\*; // Access to package information fifo if b if((.\*); *// instantiation of fifo interface* fifo rtl fifo rtl 1(.\*); // instantiation of fifo DUV // bind the fifo rtl model to an implicit instantiation (fifo props 1) // of property module fifo props **bind** fifo fifo props fifo props 1(clk, reset n, b if); task reset task(int num rst cycles); begin \$display("%0t Resetting DUT for %0d cycles ", \$time, num rst cycles); reset n = 1'b0; repeat (num rst cycles) begin {b if.push, b if.pop} =  $\$  and  $\$  2; b if.data in = **\$random**; (a) (posedge clk); end // repeat reset n = 1'b1; b if.push = 1'b0;b if.pop = 1'b0; end endtask : reset task // testbench code initial forever #50 clk = -clk;

```
initial
    begin : client
    // directed tests
     reset task(5);
    // 3 pushes
    for (int i=0; i<= 3; i++) begin
                                     FIFO Verification Plan Example (continued)
     // push task($random % WIDT ...,
     b if.push task($random );
     b if.idle task($random % 5);
     b if.push task(11);
    end
    // 3 pop
    for (int i=0; i<= 3; i++) begin
     b if.pop task;
     b if.idle task($random % 5);
     end
    // push/pop random
    for (int i=0; i<= 5; i++) begin
      if ($random %2) begin
       b if.push task($random % WIDTH);
       b if.idle task($random % 3);
      end
      else begin
       b if.pop task;
       b if.idle task($random % 4);
      end
    end
     $stop;
     end // block: client
 endmodule : fifo_tb
```

### Figure 4.2.1-4 FIFO Testbench Outline (fifo\_tb.sv)

## **5.0 Design Tools**

This is beyond the scope of this book. This section typically defines the names of the linting, simulation, debugging, formal verification, and any other tool used in the verification process.