## **PSL and SVA Operators**

1

<u>PSL</u>	<u>SVA</u>		
{}	()		
[*]	[*]		
[+]	[*1:\$]		
[*count] [*range]	[*count] [*range]		
[=count] [=range]	[=count] [=range]		
[->count] [->range]	[->count] [->range]		
1	or		
&	and		
ፚፚ	intersect		
within	within		
{a[*]} && {b[*]}	a throughout b[*0:\$]		
;	##1		
:	##0		
/->	->		
/=>	/=>		
->			
<->			
always	always		
never	not		
eventually!	Enventually, s_ever	ntually	
next*	next	,	PSL leatures
until*	Until, s_until,	until_with	ing ing
before*		_	TIOM PSL/OVA
abort	disable iff		merging in DWG
1	reject on. accept	on. svnc	reiect on. sync

## zero or more one or more consecutive repetition arbitrary repetition "goto" repetition sequence disjunction sequence conjunction length-matching sequence conjunction a occurs in some cycle(s) during b a occurs in every cycle during b sequence concatenation (non-overlapping) sequence concatenation (overlapping) sequence same-cycle implication sequence next-cycle implication boolean implication boolean bi-directional implication always never eventually next (family of operators) until (family of operators) before (family of operators)

Operators

sequence delimiters

© 2005, Cadence Design Systems, Inc. All rights reserved.

reject\_on, accept\_on, sync\_reject\_on, sync\_accept\_on